# Power Optimization of Linear Feedback Shift Register (LFSR) for Low Power BIST implemented in HDL

# R. Vara PrasadaRao<sup>1</sup>, N. Anjaneya Varaprasad<sup>2</sup>, G. Sudhakar Babu<sup>3</sup>, C. Murali Mohan<sup>4</sup>

Assistant professor, SVIT, Hampapuram, Anantapuram (Dt), Andhra Pradesh

**ABSTRACT:** LFSR based Pseudo random test pattern generator is used in the testing of ASIC chips which generates random sequences of test patterns. This project deals with the design of LFSR and also how to multiplex the Test inputs with the ASIC inputs to reduce the additional test input pins required for the ASIC.

This project presents a novel low-transition Linear Feedback Shift Register (LFSR) that is based on some new observations about the output sequence of a conventional LFSR. The proposed design, called bit-swapping LFSR (BS-LFSR), is composed of an LFSR and a  $2 \times 1$  multiplexer. When used to generate test patterns for scan-based built-in self-tests, it reduces the number of transitions that occur at the scan-chain input during scan shift operation by 50% when compared to those patterns produced by a conventional LFSR.

Hence, it reduces the overall switching activity in the circuit under test during test applications. The BS-LFSR is combined with a scan-chain-ordering algorithm that orders the cells in a way that reduces the average and peak power (scan and capture) in the test cycle or while scanning out a response to a signature analyzer. These techniques have a substantial effect on average- and peak power reductions with negligible effect on fault coverage or test application time. Experimental results on ISCAS'89 benchmark circuits show up to 65% and 55% reductions in average and peak power, respectively. Index Terms Built-in self-test (BIST), linear feedback shift register (LFSR), low-power test, pseudorandom pattern generator, scan-chain ordering, weighted switching activity (WSA).

Keywords: LFSR, Optimization, Low Power, Test Patterns

### I. Introduction

The main challenging areas in VLSI are performance, cost, testing, area, reliability and power. The demand for portable computing devices and communications system are increasing rapidly. These applications require low power dissipation for VLSI circuits. The power dissipation during test mode is 200% more than in normal mode [1]. Hence it is important aspect to optimize power during testing. Power optimization is one of the main challenges.

There are various factors that affect the cost of chip like packaging, application, testing etc. In VLSI, according to thumb rule 5000 of the total integrated circuits cost is due to testing. During testing two key challenges are:

Cost of testing that can't be scaled.

> Engineering effort for generating test vectors increases as complexity of circuit increases.

Based on 1997 SIA data, the upper curve shows the fabrication cost of transistor and lower curve shows the testing cost of transistor. Figure 1 shows that the fabrication cost transistor decreases over the decades according to Moore's law but the testing cost as constant.




Figure 1: Fabrication cost versus testing cost

There are main two sources of power dissipation in digital circuits; these are static and dynamic power dissipation. Static power dissipation is mainly due to leakage current and its contribution to total power dissipation is very small. Dynamic power dissipation is due to switching i.e. the power consumed due to short circuit current flow and charging of load capacitances is given by equation:

## $P = 0.5 \text{ VDD}^2 E(SW) CL Fclk$

Where VDD is supply voltage, E (SW) is the average number of output transitions per 1/fclk, fclk is the clock frequency and CL is the physical capacitance at the output of the gate. Dynamic power dissipation contributed to total power dissipation. From the above equation the dynamic power depends on three parameters: Supply voltage, Clock frequency,

switching activity. To reduce the dynamic power dissipation by using first two parameter only at the expense of circuit performance. But power reduction using the switching activity doesn't degrade the performance of the circuit. Power dissipation during the testing is one of most important issue [12]. There are several reasons for this power increased in test mode.

- To test large circuit, circuits are partitioned to save the test time but this parallel testing result in excessive energy and power dissipation.
- Due to the lack of at-speed equipment availability, delay is introduced in the circuit during testing. This cause power dissipation.
- In the successive functional input vectors applied to a given circuits in normal mode have a significant correlation. While the correlation between consecutive test patterns can be very low. This can cause large switching activity in the circuit during test than that during its normal operation. Power dissipation in CMOS circuits is proportional to switching activity, this excessive switching during test may be responsible for cost, reliability, performance verification, autonomy and technology related problems.

During testing large power is dissipated than in the normal mode. This is due to lack of correlation between the successive test patterns generated by ATPG (for external testing) or LFSR (for BIST) and this large power dissipation causes following effects:

- The increased power may be responsible for cost, reliability, performance verification, autonomy and technology related problems. Low power dissipation during test application is thus becoming an equally important figure of merit in today's VLSI circuits design and is expected to become one of the major objectives in the near future.
- High power and ground noise caused by high switching during testing are serious problem where the supply connects are poor. Thus excessive noise can change the logic state of the circuit lines leading good dies to fail the test and hence loss of yields.
- As the circuit is designed in the deep sub micron (DSM) technology, this uses small supply voltages and hence this reduces the use of special cooling equipment to remove the excessive heat during test.
- Low power testing is done at speed. But in other testing techniques, circuits are added to lower the frequency of circuit during test.

For complex circuits, hierarchical approach is used. The advantage of hierarchical approach is that every block is tested separately. Test input is given to each block and output is observed and verified. DFT (Design For Testability) is the action of placing features in a chip design process to enhance the ability to generate vectors, achieve a measured quality level or reduce cost of testing. The conventional DFT approaches use scan and BIST.

In this paper a modified low power LFSR are used in which the number of transitions of test pattern are reduced testing. The remainder paper is organized as follows: Section 2 describes the previous work while section 3 presents the proposed work. Section 4 describes the simulation results and conclusions.

## II. Prior work

There has been various low power approaches proposed to solve the problem of power dissipation during the testing. Some of the earliest work that has been proposed for optimizing the power during testing are discussed in this section of paper. One method is to use Random Single Input Change (RISC) test generation, which is used to generate low power test pattern. In this method, power consumption is reduced but at the additional cost is between 19% to 13%. Another technique was proposed in [5]. This approach proposed a low transition LFSR for BIST applications. This reduces the average and peak power of circuit during testing. In [6] approach, a fault model and ATPG algorithm is chosen first and then test pattern are generated to obtain the desired fault coverage. There are various advantages of test pattern generation at a higher level than the gate level. While *F. Corno et al* has proposed for the low power test pattern generation for sequential circuit [7]. In this paper, redundancy is introduced during testing and this reduces the power consumption without affecting the fault coverage. In [8], it is shown that different LFSR architecture affects the power consumed and the hardware used. *Jinkyu Lee et al* [9] developed a LFSR reseeding scheme. In this approach, there are two goals, first is to reduce the number of transition in scan chain. Second is to reduce the number of specified bits generated by LFSR reseeding.

## **III. BIST Architecture**

It is very important to choose the proper LFSR architecture for achieving the appropriate fault coverage. Every architecture consumes different power even for same polynomial. Another problem associated with choosing LFSR is LFSR design issue, which includes LFSR partitioning, in this the LFSR are differentiated on the basis of hardware cost and testing time cost.

A typical BIST architecture consists of a test pattern generator (TPG), usually implemented as a linear feedback shift register (LFSR), a test response analyzer (TRA), implemented as a multiple input shift register (MISR), and a BIST control unit (BCU), all implemented on the chip (Figure 1). This approach allows applying at-speed tests and eliminates the need for an external tester. The BIST architecture components are given below.


**Circuit Under Test (CUT):** It is the portion of the circuit tested in BIST mode. It can be sequential, combinational or a memory. Their Primary Input (PI) and Primary output (PO) delimit it.

**Test pattern generator (TPG):** It generates the test patterns for the CUT. It is a dedicated circuit or a microprocessor. The patterns may be generated in pseudorandom or deterministically.

**Multiple input signatures register (MISR):** It is designed for signature analysis, which is a technique for data compression. MISR are frequently implemented in portability of alias. MISR are frequently implemented in BIST designs, in which output response are compressed by MISR

Test Response Analysis (TRA): It analyses the value sequence on PO and compares it with the expected output.

**BIST controller Unit (BCU):** It controls the test execution; it manages the TPG, TRA and reconfigures the CUT and the multiplexer. It is activated by the Normal/Test signal and generates Go/No go.



IV. Algorithm for Low Power LFSR As discussed in the previous section LFSR is used to generate test patterns for BIST. In this, test patterns are generated externally by LFSR, which is inexpensive and high speed. LFSR is a circuit consists of flip-flops in series. LFSR is a shift register where output bit is an XOR function of some input bits. The initial value of LFSR is called seed value. LFSR's seed value has a significant effect on energy consumption [3].

# XOR gate D Flip flop1 flop2 flop3 flop4


Figure 3: LFSR in which input of first flip-flop is xored with last flip-flop.

The output that influence the input are called tap. A LFSR is represented by as polynomial, which is also known as characteristic polynomial used to determine the feedback taps, which determine the length of random pattern generation. The output of LFSR is combination of 1's and 0's. A common clock signal is applied to all flip-flops, which enable the propagation of logical values from input to output of flip-flops. Increasing the correlation between bits reduces the power dissipation. This can be achieved by adding more number of test vectors, which decreases the switching activity [4].

	Generating T1
	lle. First half sent to output output as previous
enerating vector	Generating Ta
Second half is ac	tive, and first half is in idle
	same output as previous
	말한 것 같은 이야지는 것은 아파가 지갑하는 것 같았다.

Figure 4: Proposed algorithm for low power LFSR

LFSR is characterized by the polynomial by its characteristics polynomial and inverse of characteristics polynomial is generated polynomial. In this approach the 3 intermediate test vectors are generated between every two successive vectors (say TI, T2). The total number of signal transition occurs between these 5 vectors are equivalent to the number of transition occurs between the 2 vectors. Hence the power consumption is reduced. Additional circuit is used for few logic gates in order to generate 3 intermediate vectors. The 3 intermediate vectors (Ta, Tb, Tc) are achieved by modifying conventional flip-flops outputs and low power outputs. The first level of hierarchy from top to down includes logic circuit design for propagation either the present or next state of flip-flop to second level of hierarchy. Second level of hierarchy is implementing Multiplexed (MUX) function i.e. selecting two states to propagate to output as shown in flow:



### V. Results And Conclusion

The results obtained from the Xilinx 10.1 implementation with the device xc3s200-4pq208 in which, we have generated VCD file after the post simulation. X power is used to calculate the with the simulation files. Results are obtained for each case and comparison of power dissipation is made on the basis of reports is shown in figure. It is observed that the total power consumed in modified LFSR is 46% less than the power consumed with normal LFSR and output dynamic power is decreased by 44.6 %.




Figure 7: Comparison of Power dissipation in testing with conventional and low power LFSR

It is concluded that low power LFSR is very useful for BIST implementation in which the CUT may be Combinational, sequential and memory circuits. Using low power LFSR technique we can further decrease the power in BIST implementation.

### Simulation results:






Figure 9: low power LFSR

### References

- [1] N. Ahmed, M. H. Tehranipour, M. Nourani" Low Power Pattern Generation for BIST Architecture"
- [2] Balwinder Singh, Arun Khosla, Sukhleen Bindra" Power Optimization of Linear Feedback Shift Register (LFSR) for Low Power BIST"
- [3] E. Atoofian, S. Hatami, Z. Navabi, M. Alisaface and A. Afzali-Kusha," A New Low-Power Scan-Path Architecture," IEEE International Symposium, Vol.5, pp.5278 - 5281, 23-26 May 2005
- [4] Dr.K.Gunavathi,Mr.K.ParamasivaM,Ms.P.Subashini Lavanya, M.Umamageswaran," A novel BIST TPG for testing of VLSI circuits", IEEE International Conference on Industrial and Information Systems, pp.8 11, August 2006.
- [5] Mohammad Tehranipoor, Mehrdad Nourani, Nisar Ahmed," Low-Transition LFSR for BIST-Based Applications," 14th Asian Test Symposium, pp. 138-143, 18-21 Dec. 2005.

### www.ijmer.com Vol. 3, Issue. 3, May.-June. 2013 pp-1523-1528 ISSN: 2249-6645

- [6] F. Corno, P. Prinetto, M. Rebaudengo, M. Sonza Reorda," A Test Pattern Generation methodology for low power consumption," pp.1-5, 2008.
- [7] Jinkyu Lee and Nur A. Touba," LFSR-Reseeding Scheme Achieving Low-Power dissipation during Test," IEEE transactions on computer- aided design of integrated circuits and systems, 26(2), February 2007

## **Authors Biography**



**R. Varaprasadarao** Assistant Professor, Dept of ECE SVIT, Hampapuram, Anantapur, Andhra Pradesh, India He has 3 years of teaching experience He received his M.Tech (VLSI) from JNTUA, Anantapuram, B.Tech (ECE) from JNTUA, Anantapuram. He is interested in VLSI Design, Embedded systems and communication.



**N. Anjaneya Varaprasad** Associate Professor, HOD- Dept of ECE SVIT, hampapuram, Anantapur He has 17 years of teaching experience He received his M.Tech(VLSI) from Sathyabhama University, Chennai, B.Tech (ECE) from Gulbarga University, Karnataka. He is interested in VLSI Design, Embedded systems and communication.



**G. Sudhakar Babu**, Assistant Professor Dept of Science, SVIT, Hampapuram, Anantapur He has 11 years of teaching experience He received his M.Phil from Allagappa University, Tamilnadu, He is interested in Embedded systems and Semiconductos.



**C. Murali Mohan**, Associate Prof Dept of ECE SVIT, Hampapuram, Anantapur He has 18 years of teaching experience He received his M.tech from sathyabhama University, Chennai, He is interested in VLSI Design, Embedded systems and communication.