

## Indium Arsenide on Insulator Mosfets to Increase Carrier Mobility

Kamrul Hassan,<sup>1</sup> Manan Chowdhury,<sup>2</sup> Mohammad Atif Bin Shafi,<sup>3</sup>  
Md. Takdirul Islam<sup>4</sup>

<sup>1,4</sup>Department of EEE, Chittagong University of Engineering & Technology (CUET), Bangladesh  
<sup>2,3</sup>Department of EEE, East West University (EWU), Bangladesh

**Abstract:** Silicon-on-insulator (SOI) MOSFET is one of the modern state of the art transistor in which a semiconductor layer like silicon is formed above an insulator layer on a semiconductor substrate. In SOI MOSFET, there is much more advantages over bulk silicon MOSFET such as high speed operation, low power consumption, small short channel effects. Over the past several years, the inherent scaling limitations of silicon (Si) electron devices have fuelled the exploration of alternative semiconductors, with high carrier mobility, to further enhance device performance. In particular, compound semiconductors heterogeneously integrated on Si substrates have been actively studied: such devices combine the high mobility of III-V semiconductors and the well established, low-cost processing of Si technology. This integration, however, presents significant challenges. Conventionally, heteroepitaxial growth of complex multilayer's on Si has been explored but besides complexity, high defect densities and junction leakage currents present limitations in this approach. Motivated by this challenge, we use a three surface potentials (gate oxide-silicon film interface, silicon-film-buried oxide interface and buried oxide-substrate interface) based compact model to study a fully depleted SOI and XOI MOSFETs. We have simulated the surface potentials, surface charge density, gate capacitance, drain current, transconductance and unity gain frequency of SOI and XOI MOSFETs. The different output characteristics show a better performance for InAs. We have got high drain current, transconductance and unity gain frequency of XOI MOSFET. On the other hand, we got very low (negative) threshold voltage for XOI MOSFET. So, by using XOI MOSFET, we can get high speed operation and amplification, low power consumption than SOI MOSFET as well as bulk silicon MOSFET.

**Keywords:** FD SOI MOSFET, In AS multilayer, Strong inversion, Poisson's equation, Surface potential based model, Transconductance

### I. INTRODUCTION

The SOI technology is introduced to overcome the limits of bulk or conventional Si MOSFETs. Among the problems are that the carrier mobility is decreasing due to impurity scattering, the gate tunneling current is increasing as the gate insulator becomes thinner, and the p-n junction leakage is increasing as the junction becomes shallower. These trends make the conventional scaling less and less feasible. As a result, the operating voltage is set higher than the expected value of a scaled-down device to achieve the desired speed performance and therefore the power dissipation goes high [2]. SOI CMOS offers a higher integration density than bulk CMOS. This high density results mainly from the absence of wells in SOI technology. SOI CMOS devices can be isolated by reach through oxidation, while bulk devices normally use junction isolation. SOI wafers can be processed in standard bulk silicon processing lines. As the feature size scaled down in modern IC technology, the source drain junction depth needs to be reduced to suppress short channel effects. In bulk silicon devices, such reduction may bring an unwanted interaction between the silicon and the metal such as metal punching through the junction. If the device is built on an SOI wafer, the source drain junction sits directly on dielectric layer (BOX) and no leakage occurs even the metal punches through the junction [3]. We considered epitaxial transfer method for the integration of ultrathin layers of single-crystal InAs on Si/ SiO<sub>2</sub> substrates. As a parallel with silicon-on-insulator (SOI) technology [4], we use 'XOI' to represent our compound semiconductor on-insulator platform. [12] Through experiments and simulation, the electrical properties of InAs XOI transistors are explored, elucidating the critical role of quantum confinement in the transport properties of ultrathin XOI layers. Importantly, a high-quality InAs/dielectric interface is obtained by the use of a novel thermally grown interfacial InAsO<sub>x</sub> layer (1 nm thick). The fabricated field-effect transistors exhibit a peak transconductance of 1.6mSmm<sup>-1</sup> at a drain-source voltage of 0.5 V, with an on/off current ratio of greater than 10,000.

### II. ADOPTED TECHNIQUE

The main objective of our work is performance comparison between InAs-on-Insulator and Silicon-on-Insulator MOSFETs using a compact model. First of all, we follow a model as discussed in Ref. [9] which uses three surface potentials. However, before proceed to our objective, we want to verify our model with the results of Ref. [9]. After verifying the model, we want to change the channel material to InAs by replacing Si and then to compare the performance. For fair comparison the device dimensions, doping densities will be assumed same. Then after calculating surface potential, using this we want to compare the C-V characteristics and the drain current. From the I<sub>D</sub>-V<sub>GS</sub> curve, we can calculate the threshold voltage, on and off current ratio of the MOSFET. Then we also want to observe the difference between transconductance and unity gain frequency of InAs-on-Insulator and Silicon-on-Insulator MOSFET.

### III. MODEL

#### 3.1 Ideal Surface Potential Model

To obtain a closed-form analytical approximation for potentials at the three surfaces of the FDSOI MOSFET, namely front oxide–silicon film surface  $\varphi_{sf}$ , buried oxide–silicon film interface  $\varphi_{sb}$ , and buried oxide–substrate interface  $\varphi_{sbulk}$ . For this purpose, three different equations are obtained by solving the 1-D Poisson equation in vertical direction and applying the boundary conditions at different surfaces [9]. The 1-D Poisson equation of an FD-SOI MOSFET, shown in Figure 2-1, can be written as:

$$\frac{\partial^2 \varphi(y)}{\partial y^2} = -\frac{1}{\epsilon_{si}} (p(y) - n(y) - N_{ch}) \dots \dots \dots (1)$$

Where  $\varphi(y)$  is the potential,  $\epsilon_{si}$  is the dielectric constant of silicon,  $p(y)$  and  $n(y)$  are the hole and electron concentrations, respectively and  $N_{ch}$  is the doping in the silicon layer [9].




Fig. 1. Cross-sectional view of the FD SOI MOSFET [9]

Equation (1) can be further expressed as

$$\frac{\partial^2 \varphi(y)}{\partial y^2} = -\frac{qN_{ch}}{\epsilon_{si}} \left\{ \left[ \exp\left(-\frac{\varphi(y)}{\varphi_t}\right) - 1 \right] - \exp\left(-\frac{2\varphi_F + V_{CB}}{\varphi_t}\right) \left[ \exp\left(\frac{\varphi(y)}{\varphi_t}\right) - 1 \right] \right\} \dots \dots (2)$$

Where  $\varphi_F$  is the Fermi potential,  $\varphi_t$  is the thermal voltage, and  $V_{CB}$  is the channel floating body potential, which varies from  $V_{SB}$  at source to  $V_{SB} + V_{DS}$  at drain [9]. Multiplying both sides of Eq. (2) by  $2\frac{\partial \varphi(y)}{\partial y}$  and then integrating from buried oxide–silicon film interface  $\varphi_{sb}$  to front oxide–silicon film surface  $\varphi_{sf}$  considering boundary conditions we get,

$$(V_g - \varphi_{sf})^2 - \frac{C_{box}^2}{C_{ox}^2} (\varphi_{sbulk} - \varphi_{sb})^2 = -\gamma^2 \left\{ \begin{aligned} & -\varphi_t \left[ \exp\left(-\frac{\varphi_{sf}}{\varphi_t}\right) - \exp\left(-\frac{\varphi_{sb}}{\varphi_t}\right) \right] \\ & -(\varphi_{sf} - \varphi_{sb}) - \exp\left(-\frac{2\varphi_F + V_{CB}}{\varphi_t}\right) \\ & \left[ \varphi_t \left[ \exp\left(\frac{\varphi_{sf}}{\varphi_t}\right) - \exp\left(\frac{\varphi_{sb}}{\varphi_t}\right) \right] - (\varphi_{sf} - \varphi_{sb}) \right] \end{aligned} \right\} \dots \dots \dots (3)$$

$$\varphi_{sf} - \varphi_{sb} = \alpha + (\varphi_{sb} - \varphi_{sbulk}) \frac{C_{box}}{C_{soi}} \dots \dots \dots (4)$$

$$\varphi_{sb} = \varphi_{sbulk} + \gamma_{bulk} \sqrt{\varphi_{sbulk}} \dots\dots\dots (5)$$

Where,  $\gamma_{bulk} = \frac{\sqrt{2qN_{sb}\epsilon_{Si}}}{C_{box}}$ ,  $\alpha = \frac{qN_{ch}t_{soi}^2}{2\epsilon_{Si}}$ ,  $C_{soi} = \frac{\epsilon_{ox}}{t_{soi}}$  and  $C_{box} = \frac{\epsilon_{ox}}{t_{box}}$ .

Equations (3), (4) and (5) together describe the exact Poisson equation for an FDSOI MOSFET and are obtained without any approximation except the assumptions that the back silicon surface and the substrate region never go into inversion and that the device always remains in FD condition. These equations can be solved iteratively to get the exact values of all three surface potentials [9].

### 3.2 Drain Current Model

The surface potential nor the depletion charge density changes much after strong inversion. The central assumption of the charge-sheet model for the depletion charge density,

$$Q_d = -qN_aW_d = -\sqrt{2\epsilon_{Si}qN_a\varphi_{sf}} \dots\dots\dots (6)$$

Can be extended to beyond strong inversion. Since the total silicon charge density  $Q_s$  is given by

$$V_{GS} = V_{FB} + \varphi_{sf} - \frac{Q_s}{C_{ox}} \dots\dots\dots (7)$$

Now Eq. (6) allows the inversion charge density to be expressed as

$$Q_i = Q_s - Q_d = -C_{ox}(V_{GS} - V_{FB} - \varphi_{sf}) + \sqrt{2\epsilon_{Si}qN_a\varphi_{sf}} \dots\dots\dots (8)$$

It should be noted that the charge sheet model does not literally assume all the inversion charge is located at the silicon surface with a zero depth.

The variable in the drain current integral,  $I_{ds} = \mu_{eff} \frac{W}{L} \int_0^{V_{ds}} (-Q_i(V))dV \dots\dots\dots (9)$

Can be transformed from V to  $\varphi_{sf}$ ,  $I_{ds} = \mu_{eff} \frac{W}{L} \int_{\varphi_{ss}}^{\varphi_{sd}} (-Q_i(\varphi_{sf})) \frac{dV}{d\varphi_{sf}} d\varphi_{sf} \dots\dots\dots (10)$

Where  $\varphi_{ss}$ ,  $\varphi_{sd}$  are the values of the surface potential at the source and the drain ends of the channel

### 3.3 Surface Electric Field and Surface Charge

Conventionally, the electrostatic potential is defined in terms of the intrinsic Fermi level,

$$\varphi_i = -\frac{E_i}{q} \dots\dots\dots (11)$$

There is a negative sign because  $E_i$  is defined as electron energy while  $\varphi_i$  is defined for a positive charge. The electric field  $E_s$  which is defined as the electrostatic force per unit charge is to the negative gradient of  $\varphi$ .

$$E_s = -\frac{d\varphi}{dy} \dots\dots\dots (12)$$

Now we can write Poisson's equation as  $\frac{d^2 \phi}{dy^2} = -\frac{dE_s}{dy} = -\frac{\rho_{net}(y)}{\epsilon_{Si}}$  ..... (13)

Where  $\rho_{net}(y)$  is the net charge density per unit volume at y, and  $\epsilon_{Si}$  is the permittivity of silicon equal to  $11.7 \epsilon_0$ . Here  $\epsilon_0 = 8.85 \times 10^{-14}$  F/cm is the vacuum permittivity [11].

Another form of Poisson's equation is Gauss's law, which is obtained by integrating Eq. (13)

$$E_s = \frac{1}{\epsilon_{Si}} \int \rho_{net}(y) dy = \frac{Q_s}{\epsilon_{Si}}$$
 ..... (14)

Where  $Q_s$  is the integrated charge density per unit area. Now the surface charge can be obtain from Eq. (7) if  $\phi_{sf}$  is known

$$Q_s = -C_{ox}(V_{GS} - V_{FB} - \phi_{sf})$$
 ..... (15)

Therefore the surface electric field becomes [11]

$$E_s = -\frac{C_{ox}}{\epsilon_{Si}}(V_{GS} - V_{FB} - \phi_{sf})$$
 ..... (16)

### 3.4 Capacitances of MOS Structure

We now consider the capacitances of a MOS structure. In most cases, MOS capacitances are defined as small-signal differential of charge with respect to voltage or potential. The total MOS capacitance per unit area is [11]

$$C_g = \frac{d(-Q_s)}{dV_g}$$
 ..... (31)

By substituting the value of  $Q_s$ , we get

$$C_g = C_{ox} \left\{ \frac{\rho(\phi_{sf})^{\frac{1}{2}}}{\rho(\phi_{sf})^{\frac{1}{2}} + k_0 \frac{q}{kT} \left( 1 + \frac{n_i^2}{N_A^2} e^{\frac{q\phi_{sf}}{kT}} \right)} \right\}$$
 ..... (32)

Where 
$$\rho(\phi_{sf}) = \frac{q}{kT} \phi_{sf} + \frac{n_i^2}{N_A^2} e^{\frac{q\phi_{sf}}{kT}}$$

## IV. PERFORMANCE IMPROVEMENT FOR XO1 MOSFET WITH RESPECT TO SOI

The three surface potential based compact model is used to generate the surface potentials and then the front surface potential is used to calculate the I-V and C-V curves for performance comparison between the SOI and XO1 MOSFETs. The different parameters used for the InAs XO1 MOSFET are shown in Table 1. These parameters have been used in Ref. [12]. For fair comparison, the same device dimensions and doping densities are assumed for the SOI MOSFET.





Figure. 2. Different surface potentials versus gate voltage curve

Figure 1-2 shows the variation of surface potentials  $\phi_{sf}$ ,  $\phi_{sb}$  and  $\phi_{sbulk}$  versus the gate voltage of SOI and XOI MOSFETs for a front oxide thickness of 7 nm, buried oxide thickness of 50 nm and silicon film thickness of 15 nm. Here, the surface potential curves of XOI MOSFET are saturated quicker than SOI MOSFET. We have got small saturation value of front surface potential because a large potential drops across the gate oxide and a smaller voltage drops across the channel thickness of XOI MOSFET.


**Table 1: Simulation parameters of SOI and XOI MOSFETs [12]**

Subject	SOI	XOI
Flat Band voltage, $V_{fb}$	-0.2 V	-0.2V
Electron concentration in channel, $N_{ch}$	$4 \times 10^{16} \text{ cm}^{-3}$	$4 \times 10^{16} \text{ cm}^{-3}$
Electron concentration in substrate, $N_{sub}$	$1 \times 10^{15} \text{ cm}^{-3}$	$1 \times 10^{15} \text{ cm}^{-3}$
Intrinsic concentration, $n_i$	$1.5 \times 10^{10} \text{ cm}^{-3}$	$1 \times 10^{15} \text{ cm}^{-3}$
Gate Oxide thickness, $t_{ox}$	7 nm	7 nm
Buried Oxide thickness, $t_{box}$	50 nm	50 nm
Channel Thickness, $t_{soi}$	15 nm	15 nm
Vacuum Permittivity, $\epsilon_0$	$8.854 \times 10^{-12} \text{ F/m}$	$8.854 \times 10^{-12} \text{ F/m}$
Relative permittivity of silicon dioxide, $\epsilon_{sio_2}$	3.9	3.9
Relative permittivity of Zirconium dioxide, $\epsilon_z$	20	20
Electron mobility, $\mu_e$	$650 \text{ cm}^2/\text{V-s}$	$1300 \text{ cm}^2/\text{V-s}$
Channel Length, $L$	500 nm	500 nm



**Figure. IV. Surface charge versus gate voltage curve**

Figure 1-3 shows the surface charge density versus gate voltage curve between SOI and XOI MOSFETs. There are two regions of the curve. The flattened region represents the weak inversion region and the rising part is the strong inversion region. Since the inversion charge density increases rapidly with an increase in gate voltage as we have seen in the Figure 3-4. It occurs like that the surface potential changes with gate voltage and the electron concentration increases rapidly with very small changes in surface potential. We have observed, for XOI MOSFET the surface charge curve reaches in strong inversion region earlier than SOI MOSFET. For this, the surface potentials of XOI MOSFET saturated earlier than SOI MOSFET.



**Figure.4. Gate capacitance versus gate voltage curve**

For SOI MOSFET at first the curve is flat and the capacitance value is small because the FET turns on at  $V_{GS} \approx 0.45$  V. After the FET is turned on, the capacitance rapidly increases with gate bias and saturates to  $C_{ox}$  at strong inversion. The gate capacitance of the XOI FET quickly saturates to  $C_{ox}$  because the XOI FET turns on at a very small gate bias.




Figure. 1.  $I_D - V_{DS}$  Characteristics curves of SOI and XOI MOSFETs

Figure 1-5(a) and (b) show  $I_D - V_{DS}$  characteristics curves of SOI and XOI MOSFETs respectively for different gate voltages. When  $V_{GS}$  changes, the  $I_D$  versus  $V_{DS}$  curve will change. We saw that, if  $V_{GS}$  increases, the initial slope of  $I_D$  versus  $V_{DS}$  increases. The drain current in saturation is virtually independent of  $V_{DS}$  and the MOSFET acts as a current source.




Figure. 6. Gate capacitance versus gate voltage curve




Figure.7. Gate capacitance versus gate voltage curve

Figure 1-6 shows the transconductance versus gate voltage characteristics curve for SOI and XOI MOSFETs for  $V_{DS} = 0.5$  V and  $L = 500$  nm. The MOSFET transconductance is defined as the change in drain current with respect to the corresponding change in gate voltage. The transconductance increase linearly with  $V_{DS}$  but is independent of  $V_{GS}$  in the saturation region. The transconductance is also a function of the geometry of the device as well as of carrier mobility and threshold voltage. For XOI MOSFET, transconductance is around 1.2 times higher than that of SOI MOSFET. This is because the carrier mobility of InAs is higher than that of Si.

Figure 1-7 shows the unity gain frequency versus gate voltage characteristics curve of XOI and SOI MOSFETs. The unity gain frequency of a MOSFET ( $f_T$ ) is defined as the frequency at which the short-circuit current-gain ( $i_d / i_g$ ) of the common-source amplifier becomes unity.  $f_T$  is also called the transition frequency.  $f_T$  gives an idea of the high-frequency behavior of the MOSFET. In XOI MOSFET, unity gain frequency  $f_T$  is 1.2 times higher than SOI MOSFET. Higher  $f_T$  means higher transconductance and lower internal MOSFET capacitances which means better amplification. So, by using XOI MOSFET, we can amplify signal more than SOI MOSFET.

## V. CONCLUSION

From the simulation results, we observe that, for the same device dimensions and doping densities of the SOI and XOI MOSFETs, we got around 6 times higher drive current, around 1.5 times higher transconductance and around 1.2 times higher unity gain frequency. On the other hand, we got very low (negative) threshold voltage for XOI MOSFET. After the analysis, we see that, to overcome the limitations of bulk silicon MOSFET, we can use SOI MOSFET which can be solved the scaling problems. And over SOI MOSFET, XOI MOSFET has better performance because of high carrier mobility of compound semiconductors such as III-V semiconductors. So, by using XOI MOSFET, we can get high speed operation and amplification, low power consumption than SOI MOSFET as well as bulk silicon MOSFET.

## REFERENCES

- [1] Narayana Murty Kodeti, "White paper on Silicon-on-insulator (SOI) implementation", Infotech Enterprises Ltd., pp. 3-8, June 2009
- [2] Takayasu Sakurai, Akira Matsuzawa, and Takakuni Douseki, "Fully depleted SOI CMOS circuits and technology for ultra-low power applications", First edition, Springer, ch. 1, pp. 1-19, 2006
- [3] John Z. Ren, "Low voltage SOI MOSFET with suppressed floating body effects", Master of Applied Science thesis paper, University of Toronto, pp. 9-17, 1999
- [4] Aatish Kumar, V. Ramgopal Rao and Prof. Rakesh Lal, "Simulation and characterization of SOI MOSFETs", Dual degree project report, Indian Institute of Technology, Mumbai, pp. 49-50, 2001
- [5] <http://en.wikipedia.org/wiki/SiliconOnInsulator>
- [6] Zhou Xing, Lim Khee Yong, "A general approach to compact threshold voltage formulation based on 2D numerical simulation and experimental correlation for deep submicron ULSI technology development", IEEE Transactions on Electron Devices, vol. 47, pp. 214-221, January 2000
- [7] Neil H. E. Weste, Kamran Eshraghian, "Principles of CMOS VLSI Design", Second edition, Addison Wesley, ch. 2, pp. 27-35, October 1994
- [8] Haldun Haznedar, "Digital Microelectronics", First edition, Benjamin-Cummings publication company, ch. 5, pp. 174-181, January 1991
- [9] Pradeep Agarwal, Govind Saraswat, and M. Jagadesh Kumar, "Compact surface potential model for FD SOI MOSFET considering substrate depletion region", IEEE Transactions on Electron Devices, vol. 55, no. 3, pp. 789-795, March 2008
- [10] J. R. Brews, "A charge-sheet model of the MOSFET," Solid State Electron., vol. 21, pp. 345-346, 1978
- [11] Yuan Taur, Tak H. Ning, "Fundamentals of modern VLSI devices," Second edition, Cambridge University Press, ch. 2-3, pp. 52-90, 2009
- [12] Hyunhyub Ko, Kuniharu Takei, Rehan Kapadia, Steven Cguang, Hui Fang, Paul W. Leu, Kartik Ganapathi, Elena Plis, Ha Sul Kim, Szu-Ying Cgen, Morten Madsen, Alexandra C. Ford, Yu-Lun Chueh, Sanjay Krishna, Sayeef Salahuddin & Ali Javey, "Ultrathin compound semiconductor on insulator layers for high-performance nanoscale transistors", Nature, vol. 468, pp. 286-289, November, 2010
- [13] Takayasu Sakurai, Akira Matsuzawa, and Takakuni Douseki, "Fully depleted SOI CMOS circuits and technology for ultra-low power applications", First edition, Springer, ch. 8, pp. 372-373, 2006
- [14] Dieter K. Schrodera and Jeff A. Babcock, "Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing", Applied Physics Reviews- Focus Review, pp. 5-6, July 2003