

## Complex Test Pattern Generation for high speed fault diagnosis in FPGA based memory blocks

K.Jhansi<sup>#1</sup>, V.Balaji<sup>\*2</sup>

# M.Tech Student, ECE-Department, Vizb, Jntuk University Vishakapatnam, A.P, India  
\*Asst.Proffessor & HOD, ECE-Department, Vizb, Jntuk University Vishakapatnam, A.P, India

**ABSTRACT:** The memory blocks testing is a separate testing procedure followed in VLSI testing. The memory block testing involves writing a specific bit sequences in the memory locations and reading them again. This type of test is called March test.

A particular March test consists of a sequence of writes followed by reads with increasing or decreasing address. For example the March C- test has the following test pattern.

There are several test circuits available for testing the memory chips. However no test setup is developed so far for testing the memory blocks inside the FPGA. The BRAM blocks of FPGA are designed to work at much higher frequency than the FPGA core logic. Hence testing the BRAMs at higher speed is essential. The conventional memory test circuits cannot be used for this purpose. Hence the proposed work develops a memory testing tool based on March tests for FPGA based BRAM (block RAM testing). The code modules for March test generator shall be developed in VHDL and shall be synthesized for Xilinx Spartan 3 Family device. A PC based GUI tool shall send command to FPGA using serial port for selecting the type of test. The FPGA core gets the command through UART and performs the appropriate and sends the test report back to PC. The results shall be verified in simulation with Xilinx ISE simulator and also in hardware by using Chip scope. Xilinx Spartan 3 family FPGA board shall be used for hardware verification of the developed March test generator.

### I. INTRODUCTION

The cost of verification and test for nowadays circuits represents an important part of the total IC final price. Hence, the domain of test represents a cornerstone for the industry. Recently, the advances in semiconductor memory technologies have become more complex resulting in a rapidly increasing transistor per memory design.

New design techniques enable a higher memory capacity implementation on a fixed die size. However, larger memory capacities require more extensive testing. Inevitably memory testing time increases the fault model to effectively model the variety of physical failures that could occur because of interference between closely packed cells. On the other hand, the more compact size will produce more defects during chip manufacturing, pushing yields down. Therefore, memory testing and repairing will be more important in the future memory chips. Testing and diagnosis techniques play a key role in the advancement of semiconductor memory technologies. The challenge in obtaining reliable failure detection has created intensive investigation on efficient testing and diagnosis algorithms for better fault coverage and diagnostic resolution. There are a number of test techniques that have been well studied. Many test algorithms were proposed based on functional-level fault models using manual technique analysis. Although March Test Algorithm (MTA) is one of the best solutions and widely used in testing memories, due to the technology advance there are more new fault models will be introduced. Therefore, to overcome this coming fault models a new technique is required to develop which can be automatically analyzed and added the new technique.

This paper aims to propose a new solution for researchers and engineers to find an efficient test and diagnosis algorithm in shorter time. A combination march-based test algorithm will be implemented for this purpose. Universities and industry involved in memory Built-in-Self test, Built-in- Self repair and Built-in-Self diagnose will benefit by saving a few years on research and development due to the fact that the manual and automatic test procedures developed in this work is compatible and expandable for BRAM memory testing.



#### IV. IMPLEMENTATION

Our test bench architecture for memories is composed of one computer, a versatile March test generator, a serial interface (for the communication between the programmable generator and the computer) and a deck containing 4 SRAM memories under test, Fig. 1.




Fig. 1 : Test bench architecture

A user interface, presented in Fig. 2, allows students to choose or set a specific March test of the literature (March A, March C-, Matt, Matt +) or introduce a new one (Custom...). The chosen March test is uploaded through the serial connection to the programmable test generator and then applied to each memory on the deck.




Fig. 2 : User interface

If no fault is detected, the programmable generator returns a positive acknowledgement on the four memories. Whether the opposite case occurs, i.e. when a reading operation ( $r0$  or  $r1$ ) does not return the expected data, the test bench returns the following data: the failing memory, the failing address, the failing march element and operation. Only the knowledge of this information allows the identification of physical defects beside the observed fault, or at least to make reasonable suppositions.

Fig. 3 depicts the test bench (with four memories under test) that is proposed to our students. A serial cable connects the test bench to a computer. The four memories (on the top of the picture) are tested in sequence (not simultaneously) following a scheduling that is fixed by the user.



Fig. 3 : Test bench (not connected to the computer)

One or more than one memory can be replaced by a memory emulator, in which we can introduce any kind of fault model [4] such as stuck @, transition, address decoder, coupling faults, etc. The use of the fault injection through the memory emulator is important to make the student able to check the efficiency of March test algorithms to test specific fault models that may affect the memories. With the analysis of the test report the student obtains useful data to uncover the correlation between the detected fault and the sequence of read/write operations that allow the sensitization and observation of the fault itself. This analysis highly helps the student's knowledge of memory failing processes as well as his skill to generate appropriate March test algorithms to target specific pull of faults.

### V. EXPERIMENTAL RESULTS AND CONCLUSION

The following chapter consists of all the software and hardware results observed in the project. The results include snapshots of each and every module individually with all the inputs, outputs and intermediate waveforms.



Figure 4: Data output of BRAM using March C-

The written input values into BRAM are read with expected values. Here the contents of BRAM are read without any failure. Hence March test C- is Successful and BRAM is fault Free.




Figure 5: Data output of BRAM using March C- with Fault insertion

The written input values into BRAM are read with expected values except at address “aa”. Here the contents of BRAM are read with fault. Hence March test C- is Successful and BRAM is faulty.

Chip scope results:




Figure 6: Data output of BRAM using March C-




Figure 7: Data output of BRAM using March C- with Fault insertion

Results of Integrated top module with GUI: Fault diagnosis using March C- test:



Figure 8: Without Fault insertion



Figure 9: Without Fault insertion

### Fault coverage and test lengths of March tests

Table 2: Fault coverage of March tests

Algorithm	SAF	TF	ADF	CFst
March C-	All	All	All	All
March SR	All	All	-	All
March B	All	All	All	-

Table 3: Test length of March tests

Algorithm	Complexity
March C-	10n
March SR	14n
March B	17n

## VI. CONCLUSION

With technology scaling, process variations result in functional failures in memory systems. In this work, physical failure mechanisms in BRAM on FPGA boards are analyzed and classified into the established logic fault models. March test sequences are compared and optimized to target these emerging failure mechanisms. March C- test sequence, the memory test time is reduced.

### Future scope

An open problem to be investigated in the future is diagnosis under a mixed-fault model, locating unlinked faults. Here the testing time depends upon the no. of memory locations (i.e; memory size) rather than the no. of faults. Hence we look forward for an alternative for this purpose. The complexity of the BRAM test configuration will increase in some worst case. All these problems need to be studied in the future research work in this area.

## REFERANCES

- [1]. Versatile march test generator for hands-on memory testing laboratory, Galliere, J.; Dilillo, L.; Polytech. Montpellier, Univ. of Montpellier, Montpellier, France Microelectronic Systems Education (MSE), 2011 IEEE International.
- [2]. Efficient Testing of SRAM With Optimized March Sequences and a Novel DFT Technique for Emerging Failures Due to Process Variations, Qikai Chen, Hamid Mahmoodi, Swarup Bhunia, and Kaushik Roy, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOL. 13, NO. 11, NOVEMBER 2005.
- [3]. A.J. Van de Goor, "Testing Semiconductor Memories: theory and practice," John Wiley & sons, ISBN 0-471-92586-1, 1991.
- [4]. A.J. Van De Goor, 1993, "Using March Test to test SRAMs", IEEE Design of Computers, USA.